Skip to the content
Avicenalogo darklogo light
  • Team
    • Leadership
    • Investors
  • Applications
  • Newsroom
    • In the News
    • Press Releases
    • Events
  • Careers
  • Contact
Avicena
  • Team
    • Leadership
    • Investors
  • Applications
  • Newsroom
    • In the News
    • Press Releases
    • Events
  • Careers
  • Contact
Avicena
  • Team
    • Leadership
    • Investors
  • Applications
  • Newsroom
    • In the News
    • Press Releases
    • Events
  • Careers
  • Contact
HomeJob Posting
ASIC Technical Program Manager
Director/Sr. Director MOCVD GaN Engineering
Advanced Packaging – Process Technician
Sr. Optical Packaging Engineer
Development Test Engineer
Research & Development Facility Building Manager
Senior Reliability Engineer
System Architect
Test and Characterization Electrical Engineer
01 02
q

1225 Bordeaux Drive
Sunnyvale, CA 94089

Follow Avicena

© 2026 AvicenaTech, Corp. — All Rights Reserved. — Website Terms of Use

See
the light...

Avicena technology will be transformational in unlocking compute-to-memory chip-to-chip high-speed interconnects.
LinkedIn Twitter